Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
> Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Community Search
Find results with all the words
Matching all the tags
Written by
Scope
All
Forums
Blogs
Page 1 of 2 (13 items)
1
|
2
|
Next >
Re: Coverage results over the time (RTL)
You won't have to modify your testbench but you will need to collect your runs into the groupings to reflect the simulations over time. You'll want to work with your local Application Engineer to get some guidance on this. -Paul
Posted to
Functional Verification
(Forum)
by
pcarzola
on Fri, Apr 26 2013
Re: Coverage results over the time (RTL)
Yes you can with Enterprise Manager. -Paul
Posted to
Functional Verification
(Forum)
by
pcarzola
on Fri, Apr 26 2013
Re: How to annotate between vPlan and your testbench
Jeff, Please send me an email to pcarzola@cadence.com with your screenshots. We'll see if we can help you further. The workshop is the best place to get started but you'll need to make sure you follow all the setup instructions it mentions. -Paul
Posted to
Functional Verification
(Forum)
by
pcarzola
on Thu, Nov 22 2012
Re: Loading Coverage Databases
Hello Jijo, For merging using ICCR using load_test is not the right approach. Instead use merge <first_test> <second_test> . You should also take a look at IMC which has a similar use model. Please refer to the ICC User guide or IMC User's guide for guidance on merging. -Paul
Posted to
Functional Verification
(Forum)
by
pcarzola
on Thu, Jun 21 2012
Re: Issues in merging coverage using iccr
set_ignore_library_name should work. Try and compile into the same library and see if that works. If you still have issues, please file a support ticket
Posted to
Functional Verification
(Forum)
by
pcarzola
on Tue, May 8 2012
Re: one question about vplan
Hello redrabbit. I don't recommend creating your own vPlan since the format will likely change from one major release to the other. What you may want to do is to create your plan in CSV format instead. Take a look at the quickstart guide for more information. There's also a video mentioned in the Functional Verification blogs on ...
Posted to
Functional Verification
(Forum)
by
pcarzola
on Wed, Feb 8 2012
Re: How to view the function coverage generated from VIPP
Load the specman coverage using the Specview GUI and then browse the coverage. It calls Desktop Manager from the Specview GUI. Also, you could use Desktop Manager to view the results but only if you either launched the jobs from Desktop manager or enabled the Simulator to produce the desktop manager friendly wrapper. Please ...
Posted to
Functional Verification
(Forum)
by
pcarzola
on Mon, Aug 29 2011
Re: How to view the function coverage generated from VIPP
What version of Incisive are you using? If you have 10.2 you can read in the coverage using IMC which replaces iccr for 10.2 and later.
Posted to
Functional Verification
(Forum)
by
pcarzola
on Mon, Aug 29 2011
RE: vplan in xls format
Good answer. Thanks. -Paul
Posted to
Functional Verification
(Forum)
by
pcarzola
on Wed, Apr 13 2011
Re: need urgent help on vplan
Hello, I would recommend that you go to http://support.cadence.com and filing a ticket so that you get some good and detailed guidance on what you can do here to help with the memory issue.
Posted to
Functional Verification
(Forum)
by
pcarzola
on Thu, Mar 3 2011
Page 1 of 2 (13 items)
1
|
2
|
Next >