Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (3 items)
  • Integrating PSpice models with CIS Library
    I am investigating adding PSpice modeling capability to existing CIS library database.  The best way I have seen it so far, is to obtain or create a PSpice model .lib or other ascii, and use that to create a symbol. Then basically place the symbol and copy the PSpice Template string to our existing library part.  The existing library ...
    Posted to PCB Design (Forum) by CarlD on Wed, Oct 24 2012
  • Re: Relative propogation delay target
    Thank you Mike! Your first suggestion is exactly what I was looking for. cheers!
    Posted to PCB Design (Forum) by CarlD on Thu, Jun 7 2012
  • Relative propogation delay target
    I have found that with length matching, relative propogation delay has proven to be the best tool, but there is one deficinecy that irks me. The target is chosen from unrouted manhatten distance, and stays at that distance through and after routing. So when you have a new longest net after routing, you have to go back, and change the target to ...
    Posted to PCB Design (Forum) by CarlD on Thu, Jun 7 2012
Page 1 of 1 (3 items)