Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 2 (17 items) 1 | 2 | Next >
  • Re: High capacity IR analysis problems
     Hi Quek,  Thanks for the reply. Unfortunately I don't have that option as we get our licences via Europractice and don't have a support contract. I think we're due an updated version soon so I'll give that a try when it appears. Cheers, Roger
    Posted to Custom IC Design (Forum) by oojah on Tue, Nov 20 2012
  • High capacity IR analysis problems
     Hi, I'm using IC6.15-64b.500.6 on openSUSE 11.4. I'm trying to carry out a high capacity analogue IR drop analysis but am running into problems. I've successfully done "regular" IR drop analyses in the past using an extracted view and a post layout simulation but haven't used the high capacity version ...
    Posted to Custom IC Design (Forum) by oojah on Fri, Oct 26 2012
  • Re: possible to do Analog simulation using High speed clusters and Parallel processing?
    As Andrew says, APS is the way to go if you can. I'm afraid I have nothing useful to add other than that APS is absolutely fantastic and we're now doing simulations we never would've dreamt of before. Thanks Cadence!
    Posted to Custom IC SKILL (Forum) by oojah on Mon, Oct 10 2011
  • Re: vpwlf source and bus signals
     I had to deal with a very similar situation recently. I managed it by starting a schematic and setting the values I am interested in on a single vpwlf instance. I then exported to edif. Using the data from the exported edif file it was quite straightforward to write some simple C code to generate a new edif file with an array of vpwlf. ...
    Posted to Custom IC Design (Forum) by oojah on Thu, Dec 2 2010
  • Nested dependent parametric sweeps
    Hi, I'm using IC 6.1.4. with MMSIM 7.2. I'd like to carry out some nested parametric sweeps where the range of one of the parametric variables is dependent on the other. SoVariable 1: Start 1, end 10, steps 10 Variable 2: Start Var1-0.1, end Var1+0.1, steps 10  Is there any way I can achieve this in the parametric sweep tool or in ...
    Posted to Custom IC Design (Forum) by oojah on Thu, Dec 2 2010
  • Re: SKILL data structures
     I'm not sure where it's documented, but the piece of information I find most useful is that the ~>? operator can be used to interogate objects for their members. So in the CIW try:  cv = dbOpenCellViewByType(...) cv~>? This should print the members of the cv object.
    Posted to Custom IC SKILL (Forum) by oojah on Tue, Nov 2 2010
  • Re: Errors found in ADEXL running
     Andrew,  Fair enough, I'm only relaying my experience of a very similar situation but it's entirely possible what we observed was incorrect. Cheers, Roger
    Posted to Custom IC Design (Forum) by oojah on Mon, Apr 19 2010
  • Re: Errors found in ADEXL running
     You might find that this is a permissions issue - if you can get write access to the analogLib directory and then run the simulation, it might work. This would only need to be done the once I think. Cheers, Roger
    Posted to Custom IC Design (Forum) by oojah on Sun, Apr 18 2010
  • Re: Showing contents of a cell while dragging
     Further details I've been told: "The problem occurs when the design library is attached to one tech library, but the instances used in the layout of the design library are attached to another tech library."  So in the AMS case, your library is probably attached to TECH_C35B4, whereas the instances from PRIMLIB are ...
    Posted to Custom IC Design (Forum) by oojah on Fri, Mar 5 2010
  • Re: Showing contents of a cell while dragging
     It looks very much as though you're using the austriamicrosystems hitkit 4.00 for one of their 0.35um processes. I have exactly the same problem. You'll notice that this is a problem that only affects their pcells, it's not all instances that have the problem. With IC 6.1.3.1 everything worked fine. I imagine that we need to ...
    Posted to Custom IC Design (Forum) by oojah on Thu, Mar 4 2010
Page 1 of 2 (17 items) 1 | 2 | Next >