Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
> Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Community Search
Find results with all the words
Matching all the tags
Written by
Scope
All
Forums
Blogs
Page 1 of 84 (838 items)
1
|
2
|
3
|
4
|
5
|
Next >
|
Last »
Re: Need help tuning diff pairs---will PAY
You'd need at least 16.5 to see Phase Tune.
Posted to
PCB Design
(Forum)
by
steve
on Tue, Jun 18 2013
Re: Need help tuning diff pairs---will PAY
You could always try using Route - Phase Tune which means you can add a small bump to each half individually to try and help meet the phase. Look at the Options menu for values for the size of the bump.
Posted to
PCB Design
(Forum)
by
steve
on Tue, Jun 18 2013
Re: How to change package design(.dra) to reflect in layout after placement of component is done
In the board file try Place - Update Symbols, then check the boxes for the parts that have changed (Package Symbols) and check the required boxes if padstacks have changed etc or if you need to ignore the FIXED property then click on Refresh,
Posted to
PCB Design
(Forum)
by
steve
on Mon, Jun 17 2013
Re: How to make a bunch of diff pairs the same length??? Help!
Best is to set the diff pairs up correctly. Take a look at:- http://www.parallel-systems.co.uk/images/PDF/diffpairs_definition.pdf
Posted to
PCB Design
(Forum)
by
steve
on Fri, Jun 14 2013
Re: Orcad PCB EDITOR 16.6 FOOTPRINT LIBRARY
There are lots avaliable. Many component manufacturers provide PCB Footprints in dra format. There are also free and paid for tools to create IPC7351A footprints. Look for EDA Builder, Ultra Librarian or PCB Libraries.
Posted to
PCB Design
(Forum)
by
steve
on Fri, Jun 14 2013
Re: How to make a bunch of diff pairs the same length??? Help!
Yes but with an XL license you have enought tools. What Constraint Manager rules are set. Heads up display will only display for Total Etch Length, Static Phase and Rel Prop Delays...
Posted to
PCB Design
(Forum)
by
steve
on Fri, Jun 14 2013
Re: How to change the solder mask of pads from top to bottom in brd file
It sounds like the padstack hasn't been defined correctly. Try Tools - Padstack - Modify Design Padstack, then select one of the pads that has an issue and then click on Edit in the Options menu. This will launch Pad Designer where you can check / change the padstack defintion.
Posted to
PCB Design
(Forum)
by
steve
on Fri, Jun 14 2013
Re: Board outline help
If you already have a board outline then use Edit - ZCopy to create the package and route keepin. Check the options fold out menu on the right hand side to set the layer to copy to and the "offset" amount (contract / expand) then click on the board outline.
Posted to
PCB Design
(Forum)
by
steve
on Fri, Jun 14 2013
Re: Persistent DRC
Try a Tools - Database Check..... I would also say that the latest hotfix is s010 so get that downloaded when you get chance.
Posted to
PCB Design
(Forum)
by
steve
on Wed, Jun 12 2013
Re: Lower case letters for schematic capture
HDL go to Tools - Options - Text and uncheck Upper case Input. This will only affect new text.
Posted to
PCB Design
(Forum)
by
steve
on Thu, May 30 2013
Page 1 of 84 (838 items)
1
|
2
|
3
|
4
|
5
|
Next >
|
Last »