Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 2 (12 items) 1 | 2 | Next >
  • mfgGridResolution, DBUperUU relation to stepper resolution
    hi all,  I am wondering if someone could tell me more about the correct setting of mfgGridResolution and DBUperUU for a technolgy file for a CMOS technology that uses i-line stepper (365nm) which resolution is 0.8. As the the standard (default) of mfgGridResolution is 0.001 but this seems too fine resolution  for 0.8um technology and ...
    Posted to Feedback, Suggestions, and Questions (Forum) by Amel on Wed, Jan 15 2014
  • Re: Config View for a cell
    hi Sohaib, I am still using IC5.1.41, and it is done in the same way Queck told you to do. you can see it here. just chose the appropiarte view in this case the extrcted view for pot-layout simulation of your design Amel 
    Posted to Custom IC Design (Forum) by Amel on Thu, Apr 12 2012
  • RE: RE: Poly layer density issue in the stream-out
    Hi Quek, You‘re welcome! Amel.
    Posted to Custom IC Design (Forum) by Amel on Thu, Apr 12 2012
  • Re: RE: Poly layer density issue in the stream-out
    Hi all, I sent both my design DRC &  PIPO logfiles (for GDS2 stream-out) to Mosis service  and it seems that  "Manufacturability Review does not handle Poly or OD dummy (fill) -- just the metal fill layers. Your OD and Poly dummy fill _will_ be manufactured; it just isn't being counted in our initial density ...
    Posted to Custom IC Design (Forum) by Amel on Thu, Apr 12 2012
  • Re: calculator delay function
    Hi, I always use Delay function (in IC.5) with voltages without any problem with the following expressin s bellow: delay(VT("/A") 0.9 1 "falling" VT("/Z") 0.9 1 "rising" 0 0 nil nil    ) when I eveluate the expression it gives me the delay. try it with voltages. I think it also feasable in ...
    Posted to Custom IC Design (Forum) by Amel on Thu, Apr 12 2012
  • Re: RE: Poly layer density issue in the stream-out
    Hi quek, I have checked the stream out part in the techfile, it does exist. I have also checked the PIPO.log I got after GDSII stream-out. " Statistics Of Layers" reveals that poly1 dummy was exported as it can be seen bellow: ******************************************************************************** Product   : ...
    Posted to Custom IC Design (Forum) by Amel on Tue, Apr 10 2012
  • Re: Techfile format problem.
    Hi Sarvani, You can do it in two ways: First option, you can run icfb , then when creating your library , you have to chose compiling a  new techfile  ASCII code is accepted so just replace .doc by .txt for your techfile. Second alternative; go to icfb>tools>Technology File Manager>new and enter your techfile.txt.and you will ...
    Posted to Custom IC SKILL (Forum) by Amel on Tue, Apr 10 2012
  • RE: Poly layer density issue in the stream-out
    Hi Quek, Thanks for your reply. I will answer your later questions and go back to the first suggestion: b. The poly fill was created using the wrong fill type (e.g. type "dummy" instead of type "drawing") and was not recognized by the foundry sign-off drc deck - I have used the appropriate purpose of the layer Poly1 that is ...
    Posted to Custom IC Design (Forum) by Amel on Mon, Apr 9 2012
  • Poly layer density issue in the stream-out
    Hi all,   In order to cope with tsmc 0.18um requirements regarding poly and metal densities, I have used both dummy metals and dummy Poly to compensate the deficiency of my drawn metals and Poly in my design. By doing so, I achieved 0 DRC errors. When I have exported my design to GDS and sent it to MOSIS  for ...
    Posted to Custom IC Design (Forum) by Amel on Mon, Apr 9 2012
  • Re: Relxpert prebert error
    Hi Ashish, Thank you for your relpy,  you are right. I have added the "simulator lang = spice" statement before the control statements that are written using SPICE language and "simulator lang = spectre" before statements written with spectre languageguided by the general rules given in  Virtuoso RelXpert ...
    Posted to Custom IC Design (Forum) by Amel on Wed, Mar 14 2012
Page 1 of 2 (12 items) 1 | 2 | Next >