Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 16 (152 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »
  • Re: WARNING(SPMHDB-46)
     Thanks steve for the reply. Actually, its a customer  request. In the previous hotfix of Allegro V16.6, there is no issue about this.  The heatsink library was made by the customer (mechanical symbol). On the last stage of the design, they want to make it PTH and with GND connection (with thermal and antipad settings). The method ...
    Posted to PCB Design (Forum) by purikku22 on Tue, May 20 2014
  • Re: WARNING(SPMHDB-46)
     here is the additional attachement for the padstack settings. Thank you.
    Posted to PCB Design (Forum) by purikku22 on Mon, May 19 2014
  • Re: WARNING(SPMHDB-46)
     Thanks for the reply. I checked the padstack it has a null settings. The situation is I replaced the mechanical pin of the heatsink to dummy in order to place a TH via to connect it to ground. Refer to the image attached. Is there a wrong a settings? Before i ugraded my hotfix S027, i can output gerber without that error (we normally do ...
    Posted to PCB Design (Forum) by purikku22 on Mon, May 19 2014
  • WARNING(SPMHDB-46)
    Hi all, Im getting this kind of error when running database check.  ERROR IN PAD STACK name = DUMMY  WARNING(SPMHDB-46): Illegal null pad. i cannot output gerber data because of this error. Any ideas? Thanks.
    Posted to PCB Design (Forum) by purikku22 on Sun, May 18 2014
  • Testprep
    Happy 2014! I have a question in generating automatic testprep. I have FPGAs 1mm pitch, and 1mm probe spacing is Only allowed under those FPGA. Is there a way to  set  like a CM area on testprep? Outside the FPGA, probe spacing must be 1.27mm. Thanks.
    Posted to PCB Design (Forum) by purikku22 on Wed, Jan 15 2014
  • Re: Backdrilling manufacturing process
     hi, is the backdrill chart will be made manually ing Allegro? how can i output the backrill chart in allegro? Is there a manual for this? Thanks.
    Posted to PCB Design (Forum) by purikku22 on Tue, Dec 11 2012
  • Re: strange behaviour in V16.5 when moving symbol
     @mike, thanks very much!!!!! that did the trick! you are my saviour always! thanks much! cheers!
    Posted to PCB Design (Forum) by purikku22 on Fri, Oct 26 2012
  • pin replace for backdrill purposes
     Hi all, how can i change  multiple pins with other padstack (component) for backdrill purposes? is there a fast way to do this?  Thanks
    Posted to PCB Design (Forum) by purikku22 on Fri, Oct 26 2012
  • gerber 6x00 error message
     Hi All,  i have another question. Using gerber 6x00 settings in V15.7, I am trying to output gerber. But one of my inner layer (negative film) has error. Please see attached image. I think the thermal pin of the hole is the error (because it portrudes outside the copper pour???). How can I remove the error in gerber without changing ...
    Posted to PCB Design (Forum) by purikku22 on Fri, Oct 26 2012
  • strange behaviour in V16.5 when moving symbol
     Hi All, This is my first time encountering this problem. When moving a the symbol in the attached file (IC),in the FIND toolbar, Only the SYMBOL is check but the pattern (highlighted in green in the attachement) connected to that symbol also moves. I check the library, the pattern are not part of the symbol. What is the reason for this? ...
    Posted to PCB Design (Forum) by purikku22 on Thu, Oct 25 2012
Page 1 of 16 (152 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »