Gate Level simulation for Big(Huge) chip
I have the target of running the Gate Level (GTL) simulation for large chip.
The GTL simulation is very, very slow and impossible to debug in such conditions.
Is any one familiar with the solution to fast up the simulation:
It could be tools or some sort of hierarchy design/SDF, Netlist splitting and etc? Thank you for the help ;-)BR, ...