Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (1 items)
  • Spectremdl and Verilog-A variable
    Is it possible to write a spectreMDL measurement based on a Verilog-A variable? The verilog-A variable is exported in the ADE waveform viewer. But when I try to run spectreMDL I get the error message that the parameter or terminal is not found in the specificed scope. I already have: scs file:  saveOptions options ...
    Posted to Custom IC Design (Forum) by dan9876 on Tue, Jun 3 2014
Page 1 of 1 (1 items)