Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (5 items)
  • DRC problems with IBM PDK
    Hello, I have access to the IBM PDKs for both 65nm (cmos10lpe) and 45nm (soi120S). I wanted to test the PDK and the DRC tool so I made a layout containing just one nmos and ran DRC on it. To my surprise, I got DRC errors for the IBM PDK nmos cell using the IBM PDK DRC runset. Shouldn't the cell provided in the PDK be error-free? Another ...
    Posted to Digital Implementation (Forum) by weiz on Thu, May 28 2009
  • ARM libraries, IBM PDK, Cadence PVS questions...
    Hi all,  I have several questions regarding ARM libraries, IBM PDK, and Cadence PVS. Sorry if I posted in the wrong place ARM Libraries 1. Has anyone used it before? Does it have layout view for Cadence Virtuoso tool IBK PDK 1. After I installed it, I got the following warning message in Virtuoso CIW Quote: *WARNING* Modifier Meta is ...
    Posted to Custom IC Design (Forum) by weiz on Wed, Apr 29 2009
  • Re: LVS Problem with Artist Flat Netlisting
    Thank you very much Andrew. That's exactly what happened. artcpp file was in <ICinstDir>/tools/dfII/bin but I did not set the environment variable in $PATH. After I did that the problem is gone. Thanks again!!!
    Posted to Custom IC Design (Forum) by weiz on Tue, Mar 31 2009
  • PDK vs. Standard Cell Library
    Hello, I have a question regarding the differences between a PDK/CDK (Process/Cadence Design Kit) and a standard cell library. Sometime people use them interchangeably, but I think there are some inherent differences between these two things. Can anyone clarify this? The reason I asked this question is because recently I began searching for a ...
    Posted to Custom IC Design (Forum) by weiz on Mon, Mar 30 2009
  • LVS Problem with Artist Flat Netlisting
    Hello, I encountered a LVS problem a week ago. I searched this forum before I post but I think my LVS problem is unique. Here is a section of the error log Begin netlist: Mar 27 11:49:11 2009 view name list = ("auLvs" "extracted" "schematic") stop name list = ("auLvs") library name = "test" ...
    Posted to Custom IC Design (Forum) by weiz on Mon, Mar 30 2009
Page 1 of 1 (5 items)