Layout pin problem: net name distributes via transistor
I am facing a problem in the layout. I designed a DRC free inverter using the gpdk90nm package from pdk.cadence.
The final step of placing pins in the circuit invokes net connection errors. When the Out pin of the inverter is placed on the layout, the metal of vdd (not yet assigned) and gnd (not yet assigned) also gets the net name ...