Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (4 items)
  • "No space left on device" Error!
    I'm trying to simulate a design for 50 minutes but Simvision hangs up at ~ 10 minutes with the following error:  error ncsim:  *E, SST2ER:  SST2 interface error:  No space left on device. The design successfully simulates for smaller times (i.e. 2 minutes).  What is the cause?  Should I try altering ...
    Posted to Functional Verification (Forum) by melisanthi on Wed, Nov 6 2013
  • Re: ncelab ncutilities E,BUILDF
    UPDATE:  It turns out that there is an admin here and that there was a problem with our compiled Actel 10.1-SP3 NC Sim libraries.  A recompilation resolved the issue.
    Posted to Functional Verification (Forum) by melisanthi on Mon, Sep 9 2013
  • *E,TRFILEIO: file I/O Error using textio.all library in Sigasi
    I'm trying to use the std.textio.all library but I'm getting the following error:   ncelab: *E,TRFILEIO: file I/O error. cannot open 'uart_rx_inputs.txt' for reading The input file, uart_rx_inputs.txt, is pretty simple:  1.100024 sec  35  1.109606 sec  03 So, I really don't know ...
    Posted to Logic Design (Forum) by melisanthi on Mon, Sep 9 2013
  • Re: ncelab ncutilities E,BUILDF
    HELP!  I'm getting this same error when I changed to version 12.10.007.  I'm working in SimVision, however, and there is no "admin" here.  Just me!  I created a FIFO in SmartGen and I'm now getting the following errors when I try to simulate:  ncvhdl_p: *E,DLPAKW: Attempt to write entity proasic3.vcc ...
    Posted to Functional Verification (Forum) by melisanthi on Fri, Aug 30 2013
Page 1 of 1 (4 items)