Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (2 items)
  • Re: Verilog generics on vhdl instances
    Thank you Muffi, it helps! But, that sounds like a missing feature for me, is there plans to support that later? Synopsys VCS and modelsim support that for instance. If one wants to migrate from one of these tools to cadence, this would give quite a lot of work to get the elaboration up and running.  Florian
    Posted to Functional Verification (Forum) by fbochud on Tue, Oct 1 2013
  • Verilog generics on vhdl instances
     Hi, I'm trying to use verilog generic on my vhdl instance via the defparam option of ncelab and I get the following message: "Attempted propagation of defparam results to a non-Verilog instance" The generic in my dut instance are not set and use the default value. Is that not supported?   Example:  module ...
    Posted to Functional Verification (Forum) by fbochud on Mon, Sep 30 2013
Page 1 of 1 (2 items)