Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (1 items)
  • Re: Verilog simulation using verilog XL
    Hi ,           I am getting the error while simulating the Verilog  in cadence which is integrated with an inverter block made from nmos_hvt and pmos_hvt of PDK library. verilog is a symbol generated in cadence from the verilog file.  Error!    Module or primitive (verilog) not ...
    Posted to Logic Design (Forum) by PranR on Sun, Apr 21 2013
Page 1 of 1 (1 items)