synthesis warning of undriven signal
If there are some undriven signals in my design,can RTL-Compiler find that?
Is there any synthesis "warning", "Info" or "Error about this issue?
Should I set any attribure to find this problem?
Here are some sample code:
module mydesign (A, B) ;
input [3:0] A;
output [3:0] B;