Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (1 items)
  • Mixed language simulation
    Hi, Can anyone help me how to simulate UVM testbench with SystemC design at pin level in cadence tool.. How to set UVM lib path and Systemc path and compile it.... please suggest what to refer or give an example I am new to cadence tools, your information will be very helpfull. Thank you vry much in advance
    Posted to Feedback, Suggestions, and Questions (Forum) by Jayakirthi on Fri, Feb 15 2013
Page 1 of 1 (1 items)