Re: Writing into a file in Verilog-A Model
Sorry, I am facing another issue in file writing.
The file is being closed at the end of the simulation by using $fclose().
But when I am strating the simulation again, the data is being appended to the previous data already in the file.
Like, OCEAN script, it should not append rather it should overwrite the file with the current ...