Re: Need help in assertion based connectivity checking
When I ran the same script with PSL, clock was not generated. I previously though that it was due to the HDL language (VHDL/Verilog).
I had one more question: How do we enable the builtin toggle coverage? I was not able to find any such option in the tool.
Your information was really useful for me. Thanks a lot.