Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 13 (128 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »
  • Environment path varibles the function keys are not working?
    Hi... suddenly the three keys are not working in the allegro PCB editor env. So can anyone help me how to edit the files specified in the env path. Tell me briefly how to edit the env path editor and how to link it with the Allegro PCB editor. The Function keys are Zoom in (i), Zoom fit(f), Slide (f3), these keys are independently assigned ...
    Posted to PCB Design (Forum) by Dhamodharann on Fri, Jul 25 2014
  • How to use the Blind Buried vias in the simple 6 layer board.
    Hi.. I have completed to work on the two to four layers boards with the through hole via. So i am now just had to start  work with PCB editor. Still me was know to how to configure the blind and buried  vias in the PCB editor. So me was interest to work on the six layer board with the BB vias with PCB editor. So can anyone provide the ...
    Posted to PCB Design (Forum) by Dhamodharann on Fri, Jul 25 2014
  • Re: Components values are not enabled in layers?
    Hi  Chad 108.. Really i have to appreciate you chad, because asking questions will improve the knowledge. Anyway the questions above mentioned are OK,  My doubt is been that for the production i have give manufacturing file with the schematic,BOM,assembly drawings. In Assembly drawings, Component value, Tolerance, Package should to be ...
    Posted to PCB Design (Forum) by Dhamodharann on Thu, Jul 24 2014
  • Re: Components values are not enabled in layers?
    Hi  Chad 108.. Really i have to appreciate you chad, because asking questions will improve the knowledge. Anyway the questions above mentioned are OK,  My doubt is been that for the production i have give manufacturing file with the schematic,BOM,assembly drawings. In Assembly drawings, Component value, Tolerance, Package should to be ...
    Posted to PCB Design (Forum) by Dhamodharann on Thu, Jul 24 2014
  • Components values are not enabled in layers?
    For my board the at active subclass----->component value----->Assembly top & bottom , Silkscreen top& Bottom, Display top& bottom the component vales are not get enabled to view. In the color dialog it is get enabled. But i don't know what the problem occurred? Thanks & Regards Dhamodharan
    Posted to PCB Design (Forum) by Dhamodharann on Thu, Jul 24 2014
  • Re: Drill hole size minimizing in NCdrill Parameter
    Thank You steve. The solution you provided is get worked for me. Thanks & regards Dhamodharan
    Posted to PCB Design (Forum) by Dhamodharann on Wed, Jul 23 2014
  • Drill hole size minimizing in NCdrill Parameter
    For my board file, i had placed the NC drill legend below the board. After that in case i want to minimize or maximize the drill sizes in the drill parameter is not get edited. In case of layout, the drill sizes can be directly edited in the table.But how it is possible in PCB editor.  For Eg: 0.8, 0.864 drill sizes should be maximized to ...
    Posted to PCB Design (Forum) by Dhamodharann on Wed, Jul 23 2014
  • Route settings in Allegro Constraint Manager
    Hi.. For my design the track to track, track to pad, track to via,via to via, via to pad ,pad to via, route settings to be set is 0.308mm. But how can i set the rules for the spacing constraints in AC manager.where i want to kept the default settings option. How to set the rules before the routing is performed? e was cant able to find options for ...
    Posted to PCB Design (Forum) by Dhamodharann on Tue, Jul 22 2014
  • How to set the DRC parameters with In Allegro Constraint Manager?
    Hi.. For my design the track to track, track to pad, track to via,via to via, via to pad ,pad to via, route settings to be set is 0.308mm. But how can i set the rules for the spacing constraints in AC manager.where i want to kept the default settings option. How to set the rules before the routing is performed? Me was cant able to find ...
    Posted to PCB Design (Forum) by Dhamodharann on Fri, Jul 18 2014
  • Re: How to use the thieving parameter in pcb?
    Thank you steve. The videos in the parasyseda was so useful ,your solution was worked to me.
    Posted to PCB Design (Forum) by Dhamodharann on Fri, Jul 18 2014
Page 1 of 13 (128 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »