Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (2 items)
  • Re: Ideal gates, how?
    I use Capture, to design the circuit. Then add probes and switch to pspice. With Gates.olb the simulation results (black screen) is void of any processed signals.
    Posted to PCB Design (Forum) by udippel on Thu, Nov 15 2012
  • Ideal gates, how?
    Using 16.0, I encounter some problems with ideal gates. No problems with real gates (7400.olb, etc.), though.  I understand that Gates.olb provides ideal gates. A simple NAND is enough, to show that it does not work for me. The simualtion (pspice) fails on all accounts, except of the net aliases of the inputs (digital sources). I really ...
    Posted to PCB Design (Forum) by udippel on Thu, Nov 15 2012
Page 1 of 1 (2 items)