Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (2 items)
  • Monto carlo simulation
     i am using IC 6.1.5-64b  with foundary file of UMC-180nm. i want to use monto carlo mis match simulation to find the gain of folded cascode op amp. in ADE-Xl after  setup the test ,i include  montocarlo model file(with extension of mc-corner.scs)   after that l loaded the saved state and i also defined the variable ...
    Posted to Mixed-Signal Design (Forum) by Custom IC Desi on Wed, Jun 12 2013
  • Re: create the multiple instance in parallel
      Hello if  M1<0:3> is used  ,  when  the device is picked from schematic  during layout  to connect the device in parallel , the LVS fails , i experienced it , instead  leave M1 as it is  change the multiplier to 4  , this worked 
    Posted to Custom IC SKILL (Forum) by Custom IC Desi on Fri, Nov 9 2012
Page 1 of 1 (2 items)