Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 2 (14 items) 1 | 2 | Next >
  • Re: How to characterize Transistors for gm/Id based design.
    Ans1) - you can use a common source stage to use. To fix Vds , you should use opamp in negative feedback and one of the end of the opamp should ne the vds.  General thumb rules for plotting :- 1) W >> Wmin ( to start with 10 times say 10um for 5uA of dc current ) 2) L= Lmin ( can start with that = 180nm )   Ans2) you ...
    Posted to Custom IC Design (Forum) by Abhishek D on Wed, Mar 19 2014
  • Re: Switched Cap based System Noise Analysis
    Hi Andrew,                       Previously I gave some incorrect information. My flow is like that 1) Comparator sampling bandgap charge @ 400 Khz 2) Comparator sampling input charge @ 400 Khz but after 1. ( Phase lag ) 2) Caps are connecting disconnecting @ 2 Mhz   Best ...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Mon, Feb 10 2014
  • Re: Switched Cap based System Noise Analysis
    Hi Andrew,                     Following are the details- 1)  Comparator goes to unity feedback and then openloop -  222.22k 2)  There are some caps and they either get connected b/w input of comparator and Supply or Input of comparator and ground- 2MHz 3)  There is one ...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Mon, Feb 10 2014
  • Re: Switched Cap based System Noise Analysis
    Hi Andrew,                      Thank you for being always first to answer. I referred your attachment before putting my query. But this says, it takes only  one clock. In my system multiple switchings are happening and that too at different rates. Pardon my ignorance if I am not able to ...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Mon, Feb 10 2014
  • Switched Cap based System Noise Analysis
    Hi,       I am very new to noise analysis when it comes to switched capacitor based system. In my system I have a comparator which goes into unity  feedback mode with some frequency. I have also a capacitor which either connects from input of comparator and ground or input of comparator and input to be compared. Apart from ...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Sat, Feb 8 2014
  • Re: AMS simulation with VCD input file
    Hi Andrew,                       Thanks for your reply. But I would like to make this thing into you attention that I am using VCD file with signalInfofile only for analog signals. So whenever I had to do it I did with spectre. It works all the time. My requirement was now to force few ...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Thu, Jan 16 2014
  • AMS simulation with VCD input file
    Hi,             I am running an ams simulation with VCD input file. I did this with config view with ams template . I see my inputs are not correct. They are some random pwl signals. If I see my input file using simvision -wave <vcdFileName.vcd>, I see the signals are correct. I have attached signalInfo file ...
    Posted to Mixed-Signal Design (Forum) by Abhishek D on Wed, Jan 15 2014
  • Re: memory error
    Hi Andrew, My apologies for not following the forum guidelines.  I am not saving all the signals, I am saving only the relevant ones. It is the transient time that is creating huge amount of data. Anyways it seems, my problem is solved by 64 bit version of ocean. Thanks & Best  Regards Abhishek
    Posted to RF Design (Forum) by Abhishek D on Thu, Jan 2 2014
  • Re: How to find the final time value of a signal?
    Hi Andrew, Thanks for the explanation. I got the function in user defined tab and was able to use it. Some how as far as time to produce the result was concerned , I didn't get much benefit. When I was doing PVT simulation then I faced low memory problem which I guess is solved by using 64 bit version of Ocean. Thanks Abhishek
    Posted to Custom IC SKILL (Forum) by Abhishek D on Thu, Jan 2 2014
  • Re: memory error
    Hi Tawna, I am facing the similar issue. I have already finished my simulation and my file is tran.tran.trn. Now I am running an ocean script to process the data. Since the data size is very huge some 40 50 GB, I am facing less memory problem. I used one method which Mr Andrew Becket has suggested. ...
    Posted to RF Design (Forum) by Abhishek D on Wed, Jan 1 2014
Page 1 of 2 (14 items) 1 | 2 | Next >