Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (6 items)
  • net path name in LEC
    Hi, I am trying to add primary output constraint on certain nets but i am unable to get the actual net path name for a particular net. this is the following error   Command: add primary output inh003_ic_top/DHASHERS[19].sha_top/hash2[0] -golden // Error: Net pathname 'inh003_ic_top/DHASHERS[19].sha_top/hash2[0]' is not found ...
    Posted to Digital Implementation (Forum) by kienu on Tue, Jul 30 2013
  • antenna diodes in LEC
    I am presently seeing antenna diodes in the umapped points(unreachable points) of the revised netllist. How can i do away with these? thanks kiran
    Posted to Digital Implementation (Forum) by kienu on Mon, May 20 2013
  • Re: Doubt regarding SDF
    Thanks for the reply.
    Posted to Digital Implementation (Forum) by kienu on Mon, Mar 18 2013
  • issue in creating clock tree
    We created ClocktreeSpec(UpdatedClock2.ctstch) tool itself is adding extra string to the file name ".functional" and unable to synthesize the clock tree, stating the following error **ERROR: (ENCSYUTIL-96):        Cannot open (for read) Clock Synthesis Technology File file: ...
    Posted to Digital Implementation (Forum) by kienu on Wed, Mar 13 2013
  • Re: Doubt regarding SDF
     Hi Kari, What i actually wanted to ask is, I wrote out  SDF and SPEF using the encounter tool for a routed design. I then invoked this same SPEF in ETS, performed the SPEF flow and wrote out another SDF in ETS. I compared the SDF written from EDI and ETS and found no difference, but according to my understanding the Parastic data ...
    Posted to Digital Implementation (Forum) by kienu on Mon, Mar 11 2013
  • Re: Doubt regarding SDF
    I had the used SDC from the post routed design and the same SDC was used to for writing the SDC in ETS and found no difference. But according to my understanding because of the SPEF inclusion in ETS there should be a delay change in atleast the interconnects. I not sure if the procedure followed is correct. Please share more info on the ...
    Posted to Digital Implementation (Forum) by kienu on Mon, Feb 25 2013
Page 1 of 1 (6 items)