Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (2 items)
  • View memory in NC-Verilog
     Hi guys, I'm working on FPGA simulation. I want to see the data in memory unit (BlockRAM), could anyone tell me where I can find the memory view in NC-Verilog.   Thanks. -Rohs
    Posted to Functional Verification (Forum) by rohslogic on Mon, Nov 5 2012
  • How to save the signals in waveform window?
     Hi, I'm a newbie in NC-verilog field. After launched the simvision, I sent some signals to waveform window from Design Browser window. Before I quit the simvision, how can I save the signals info in waveform window, so I can load this info next time I run the simulation with simvision, instead of drawing these signals one by one from ...
    Posted to Functional Verification (Forum) by rohslogic on Tue, Sep 4 2012
Page 1 of 1 (2 items)