Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (1 items)
  • print all the `defines
    Hi is there a way to print all the macros? we've got a sim env where macros are defined from  command line, verilog and specman files. i am looking for a way to list all of the `define during simulation   thx dean
    Posted to Functional Verification (Forum) by dechaoz05 on Wed, Sep 5 2012
Page 1 of 1 (1 items)