Re: SystemVerilog modport question
Thanks for responding, your workaround seems a good solution, however, I'm having problems elaborating my example design when I use a generate statement to create the slave sub-interface instances.
My code for a slave is:
module slave (slave_sub_if port);
In my top level where I instantiate ...