Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (3 items)
  • timescale mismatch
    Hi, Does anybody know why the function in the code below is behaving differently when the input is a constant or a variable? I understand that time literal is of type 'realtime' and not 'time'. My complain is that the function has a different behavior depending on the return type. I'm using Incisive version ...
    Posted to Functional Verification (Forum) by whiteriver1 on Mon, Feb 3 2014
  • memory leak in ncsim
    ncsim will consume an increasing ammount of memory when a function has an output port that return an associative array which was not initialized. My simulator version is 12.10-s011. Below is a code example to reproduce the failure. The code is inside a class (uvm_object):   function void a_function(output bit ret_val[int]); // ...
    Posted to Functional Verification Shared Code (Forum) by whiteriver1 on Fri, Aug 16 2013
  • Re: re : parameterized sequences & property blocks in simvision
    I could reproduce the exact same behavior here. Based on the documentation I have, your two properties should behave as property p1. But by replacing p2 with the code below, they both behave the same: sequence s1(a,b);     (b == 3'd2) && $rose(a) ##1 $fell(a); endsequence property p2(a1,b,c);     @(posedge clk)   ...
    Posted to Functional Verification (Forum) by whiteriver1 on Fri, Feb 22 2013
Page 1 of 1 (3 items)