Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (1 items)
  • ExcludedPin and UnSyncpin
    I want to avoid balancing clk pin of my divider flop . I also dont want to  consider this pin while reporting skew ( report_clock_timing) What is the right option. Tried giving both  ExcludedPin and UnSyncpin But finally in my ckew report the the smae pin appears as the Largest latency pin I dont wanto make  it a through pin also ...
    Posted to Digital Implementation (Forum) by girish babu on Fri, Jun 8 2012
Page 1 of 1 (1 items)