Regarding the tie down diode
Process: IBM analog/RF 130 nm.
Hi all, tie down diodes are used to prevent gate damage during fabrication.
For nMOS, it is clear that we can tie n+/sub diode to the gate, as a reverse biased diode.
However, there is a pcell called pTiedown. It is p+ diffusion in n-well. What it is for?