Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (6 items)
  • Set default load in Library generation
    I am creating Standard Cell library. I have generated my own library file. I havent included LEF in the RTL compiler..1 )When i estimate power my RTL compiler uses a a load I am unaware of . Is is possible for me to generate library file which defines a default load to all pins unless stated ?.2) I chk with command lista and also tried generating ...
    Posted to Digital Implementation (Forum) by GreenGraphene on Thu, Mar 28 2013
  • Default Load in RTL Compiler
    I am creating Standard Cell library. I have generated my own library file. I havent included LEF in the RTL compiler..1 )When i estimate power my RTL compiler does produce a result but I am uncertain of which load it is assuming d what toggle rate or stimuli is being considered... .2) I want to set a default output pin capacitance that my RTL ...
    Posted to Digital Implementation (Forum) by GreenGraphene on Thu, Mar 28 2013
  • Library Generation
    Hallo, I am creating a standard cell library. Should I generate Netlist including the load caps the schematic. if at all does it make any difference, including and ignoring load cas in Netlist used in Library generation.  
    Posted to Custom IC Design (Forum) by GreenGraphene on Mon, Mar 25 2013
  • Power Difference between Analog Simulation and RTL complier estimation
    Hallo, I am creating a standard cell library. I did analog simulation for cell design and estimated power values for the cells , lets say, NOT, NOR and NAND and I have their power values for static, dynamic, etc. Now based on that I created library file, and used that in RTL omplier for single cell designs and when i estimate the ...
    Posted to Logic Design (Forum) by GreenGraphene on Mon, Mar 25 2013
  • Re: Cadence ELC not recognising SPECTRE format
     eklikeroomys Well, surprised, am now at the same point and every kind of situation I am facing now is what you had posted on. Did u find an answer and can you pl share it with us ?
    Posted to Digital Implementation (Forum) by GreenGraphene on Mon, Jan 21 2013
  • Re: Cadence ELC SPICE files
    Hallo eklikeroomys ,  I am now in the same position... Do you have a sort of step-by-step guide to help out.. As you had mentioned in another post, the only available tutorial is from Lamech and I wish to have soemthing different . 
    Posted to Digital Implementation (Forum) by GreenGraphene on Mon, Jan 21 2013
Page 1 of 1 (6 items)