power estimation using rc
I got a question about power estimation using cadence rc.
I have two designs in HDL. Both of then have a 1-bit full adder. After
synthsis, and post-simulation with the netlist with the same test data, I
found the output toggle rate of these two 1-bit full adder are
different, even though they have exactly the same input ...