Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (1 items)
  • power estimation using rc
    Hi all, I got a question about power estimation using cadence rc. I have two designs in HDL. Both of then have a 1-bit full adder. After synthsis, and post-simulation with the netlist with the same test data, I found the output toggle rate of these two 1-bit full adder are different, even though they have exactly the same input ...
    Posted to Logic Design (Forum) by RCsyn on Wed, Feb 29 2012
Page 1 of 1 (1 items)