Gate level Simulation
I am using Candence IES tool, and also new to cadence tools.
What are the inputs required for GATE level simulation (after synthesis)?
I have standard library file in .v format and .v netlist. Is this enough for gate level simulation?
Please help me in this