Home > Community > Search

	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Community Search

Find results with all the words
Matching all the tags
Written by
Scope

Page 1 of 1 (6 items)

Re: LEC - Not-mapped key points
Hi, Actually because of UnMapped points I am getting many Non Equivalent points in flatten model but getting equivalent in Hierarchical for the same points.. Can you please tell me the reason and can you suggest me something to overcome this... Thanks in advance, Amit Raj

Posted to Logic Design (Forum) by AMit Raj on Thu, Sep 15 2011
Re: LEC - Not-mapped key points
Hi, I also did the same but the number of NotMapped points in golden and revised are unequal.. 14 and 12.. and it has so many unreachable points.. suggest me some solutions... Thanks and Regards, AMit Raj

Posted to Logic Design (Forum) by AMit Raj on Fri, Aug 26 2011
Re: LEC - Not-mapped key points
14 for golden and 12 for revised

Posted to Logic Design (Forum) by AMit Raj on Thu, Aug 25 2011
LEC - Not-mapped key points
Hi, I have a big design and after running LEC i got some Nop mapped key points. Can you please tell me, how can we map the Not-Mapped key points.. Regards, Amit Raj

Posted to Logic Design (Forum) by AMit Raj on Thu, Aug 25 2011
Black Boxes
While running LEC i got may unreachable blackboxes, can anyone tell me how to remove these BlackBoxes..??

Posted to Logic Design (Forum) by AMit Raj on Thu, Jul 14 2011
Re: LEC - gated clock latches "Unreachable"
you can use the flatten model with the option -gated_clock Set Flatten Model -Gated_Clock

Posted to Digital Implementation (Forum) by AMit Raj on Thu, Jul 14 2011

Page 1 of 1 (6 items)

Email

Share

Subscribe

Contact Us

Community Search