Re: RE: Forcing a VHDL signal from a Verilog Test/Env
I was able to source to the signal of interest, but i have a requirement to keep giving different values to that signal of interest.
I tried something like this, which din't work out.
$nc_force("source", "reg") ;
reg = reg+1'b1;
The reg value in my simulation keeps incrementing but the ...