Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (7 items)
  • Re: More info on error/warning messages
     I know it is one year ago, but maybe someone else has the same problem.   In my case, the default rule or generate via rulewas missing in the LEF file. zoom to the Net end see which vias is missing.   BR, scudex
    Posted to Digital Implementation (Forum) by scudex on Thu, Mar 28 2013
  • Re: How dump lvs netlist from encounter ?
     Hi,  normally  I use saveNetlist -phys blablubb.v It should work.   Regards,scudex    
    Posted to Digital Implementation (Forum) by scudex on Wed, Feb 6 2013
  • Re: ERROR in EDI 11.1 Import design
     Hello,  I don't know the first error but second one should be solved by disabling " :auto assign " and select the top level cell "by user". In further releases I had also this problem, that EDI could not detect the top cell automatically.  Regards, scudex
    Posted to Digital Implementation (Forum) by scudex on Wed, Feb 6 2013
  • NanoRoute doesn't route multi height design
    Hello,  as a test case I have a mixed design with 4 rows only. 3 standard core cell rows and 1 second row, that has a multiple of standard cell row height & pitch. Site definition is done properly. The design contains 2 cells only, one per each row. I created the floorplan, defined the globalNetConnect rules, routed the power. Placement and ...
    Posted to Digital Implementation (Forum) by scudex on Wed, Feb 6 2013
  • ELC library charachterization: db_prepare, gate file
     Hello, I am trying to characterize a bidirectional IO pad with a modified gate file using ELC 9.13. I don't get it run as described in the UG (gate file section, example BIO). I already had a look at the App Note, but still I have a few questions. If I do it as described in UG, I'll get "unknown node names" for the ...
    Posted to Digital Implementation (Forum) by scudex on Thu, Aug 11 2011
  • Re: DEF import to Virtuoso
    Hi,  unfortunately I have to correct myself. If you have pin without drawing areas and get the message that pin is not covered by drawing, then - select the pins - create layer genereation with MetalX.pin AND MetalX.pin = MetalX.dwr  This should work.        >Hello,  >check out whether your pin ...
    Posted to Digital Implementation (Forum) by scudex on Mon, Aug 1 2011
  • Re: DEF import to Virtuoso
     Hello,  just execute "Create Layer Generation"as follows and select your corrsponding layers. i.e.: <MetalX drw> AND <MetalX drw> = <MetalX pin>  That's how it worked in ic5, as far as I remember.   Regards, scudex    
    Posted to Digital Implementation (Forum) by scudex on Thu, Jul 28 2011
Page 1 of 1 (7 items)