Home > Community > Search

	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Community Search

Find results with all the words
Matching all the tags
Written by
Scope

Page 1 of 2 (18 items) 1 | 2 | Next >

Re: sort List of Instances
Thank you very much. That is true. Now it is working very vell. Regards, Zdenko

Posted to Custom IC SKILL (Forum) by Zdeno on Wed, May 15 2013
Re: sort List of Instances
Hi Andrew, still there is a problem. I have list of terminals with ...

Posted to Custom IC SKILL (Forum) by Zdeno on Wed, May 15 2013
Re: sort List of Instances
Dear Andrew, thank you very much for quick response.That works perfektly. Zdenko

Posted to Custom IC SKILL (Forum) by Zdeno on Tue, May 14 2013
sort List of Instances
Hello, I would like to sort list of instances created by instList = setof(inst cv->instances inst->cellName == "cnf_digi") result ...

Posted to Custom IC SKILL (Forum) by Zdeno on Tue, May 14 2013
Re: QRC extraction & BUS
Hi Quek, Thank you very much for the solution! That's works perfectly. Best regards, Zdeno

Posted to Custom IC Design (Forum) by Zdeno on Thu, Feb 28 2013
QRC extraction & BUS
Hi guys, I have problem with simulation of BUSes in extraction view. I use IC615, Assura QRC. First I simulate gate-level verilog netlist with AMS. In verilog I have bus cnf_reg_analog<15:3> and I can plot results from this bus. Then I create abstract with Encounter, then layout. Run Assura LVS -> Clean. Run Assura QRC -> ...

Posted to Custom IC Design (Forum) by Zdeno on Thu, Jan 31 2013
Re: BUS in extracted view
Hi, no one has idea how to correct this problem? Still I can not plot signal from bus In ADEXL with following error:ERROR (WIA-1006): Unable to plot expression <VT("/cnf<3>" "/home/zdenko/simulation/z_chip_sim/cell/adexl/results/data/Interactive.143/psf/tran")> because it does not evaluate to an ...

Posted to Custom IC Design (Forum) by Zdeno on Thu, Nov 1 2012
BUS in extracted view
Hello, I am simulating extracted view in ADEXL. I use OSS-based netlister to create netlist. Extracted view contains nets: cnf_reg_analog<15> cnf_reg_analog<14> ... cnf_reg_analog<3> I want to merge all nets to one bus as it is in my verilog netlist: output [15:3] cnf_reg_analog; but I got ...

Posted to Custom IC Design (Forum) by Zdeno on Tue, Oct 30 2012
Re: irun & ncvlog version conflict
I solved the problem already. Irun was running from other package than ncvlog. I changed the order of my search paths, Zdeno

Posted to Functional Verification (Forum) by Zdeno on Fri, May 18 2012
irun & ncvlog version conflict
Hello, 'irun' utility has a different version as ncvlog: irun: 10.20-s073: (c) Copyright 1995-2011 Cadence Design Systems, Inc. TOOL: irun 10.20-s073: Started on May 18, 2012 at 13:36:57 CEST irun -f ...

Posted to Functional Verification (Forum) by Zdeno on Fri, May 18 2012

Page 1 of 2 (18 items) 1 | 2 | Next >

Email

Share

Subscribe

Contact Us

Community Search