Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 6 (51 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »
  • Re: Schematic & Layout XL issue
    Eduard, Firstly,thanks for your answers. As i mentioned at my first post i indeed use VXL. I have already been through those thoughts (your suggestions) and in addition i tried them as long as the hierarchical re-extraction which didn't work either. I will be still waiting for more contributions and a possible solution to my issue. Best ...
    Posted to Custom IC Design (Forum) by jimito13 on Fri, Dec 2 2011
  • Re: Schematic & Layout XL issue
    Thanks for the answer. I tried your suggestion but didn't work... Anymore ideas?Is it an environment setting (some variable @ .cdsenv , .cdsinit files) or a bug or another setting i should go up with? Thanks again.
    Posted to Custom IC Design (Forum) by jimito13 on Fri, Dec 2 2011
  • Schematic & Layout XL issue
     Dear forum members and experts, I am facing an issue with the interaction between Schematics L & Virtuoso Layout XL : When i am selecting a net on the schematic the respective layout net is not being highlighted.How can i resolve this problem?I must note that this happens only with nets (pins,devices are highlighted when i select the ...
    Posted to Custom IC Design (Forum) by jimito13 on Fri, Dec 2 2011
  • Re: question about LSW window in IC5141
    Where do i set this command?Under the dialog box of icfb window? Yes,i know the palette that comes with the newer IC,i have used it,but at the moment i am working on a process that is compatible with IC5141 and unfortunately i can't do something about it! Thanks for your contribution. Best Regards, Jimito13
    Posted to Custom IC Design (Forum) by jimito13 on Tue, Nov 8 2011
  • question about LSW window in IC5141
    Dear Community members, I have noticed that LSW window does not close in IC5141 (currently running sub-version 5.10.41.500.6.143 and assura 4.1)...This problem persists all over the years i am using the tool (including older version apparently) and in order to close it i have to shut down all the cadence suite and restart it!Is there a way that ...
    Posted to Custom IC Design (Forum) by jimito13 on Tue, Nov 8 2011
  • parametric simulation issue
    Dear community members, When i open the parametric simulation window through ADE L i want to recall a saved parametric state.Thus,i follow the path Tool->Recall and i load the state i want.My issue is that when i simulate different designs this path always changes to a path relative to the results dir of the respective design.Although,i want ...
    Posted to Custom IC Design (Forum) by jimito13 on Tue, Nov 8 2011
  • annoying systematic short simulation pause with mmsim
    Hello, We are currently simulating with spectre Version 10.1.1.111.isr8 through IC 5.10.41.500.6.148 When starting a simulation through ADE environment we get a pop up with the spectre.out report. This one rolls down and stops at the following lines for a while ...
    Posted to Custom IC Design (Forum) by jimito13 on Fri, Oct 7 2011
  • Re: number of transistor's fingers as a variable in ADE L
    Hi Andrew, Thanks for your reply.I was suspecting as well that this was might be a PDK matter because i've seen several schematics' screenshots that show the "nf" parameter annotated as a variable (and apparently they belong to another design kit).Well,i am using IBM's cms9flp (90nm).I don't think that i have a lot of ...
    Posted to Custom IC Design (Forum) by jimito13 on Fri, May 27 2011
  • number of transistor's fingers as a variable in ADE L
    Hi, Is there a way to define the number of fingers (nf) of a transistor as a variable in cadence environment?When hitting "q" and accessing the properties of the device in Schematics L it doesn't allow me to set a variable name under the nf option of the FET. I would appreciate any helpful hint for this topic. Thanks in ...
    Posted to Custom IC Design (Forum) by jimito13 on Thu, May 26 2011
  • Re: computer specifications for cadence applications
     Thanks for the link!Helpful for an initial contact with APS,i will search further now.
    Posted to Custom IC Design (Forum) by jimito13 on Thu, May 26 2011
Page 1 of 6 (51 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »