Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 6 (56 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »
  • Re: non-clock tree cells on clock tree paths
     Automatically ? Not that I am aware of........... 1) RTL compiler - You manually instantiate specific clock tree cells rather than infer a mux. 2) ENCOUNTER - You manually ecoChangeCell to the specific clock tree cell. Shawn
    Posted to Digital Implementation (Forum) by fitz on Fri, Jun 13 2014
  • Re: License
    lmstat -h lmstat - Copyright (C) 1989-2002 Globetrotter Software, Inc. usage: lmstat         [-a]                  (display everything)         ...
    Posted to Digital Implementation (Forum) by fitz on Tue, May 27 2014
  • Re: SoC Encounter - Timing Report Confusion
    Generally we use two values for set_clock_uncertainty -setup, - slightly pessimistic values for synthesis , tuned by layout feedback. - the actual hard target for the layout & signoff tools.  You are correct the intent of the pessimism is to leave  "A get out of jail free card" for layout. Also you can pull a  similar ...
    Posted to Digital Implementation (Forum) by fitz on Thu, May 1 2014
  • Re: leafpingroups leafcellgroups?
    Check out User Guide <install_dir> /doc/soceUG/Synthesizing_Clock_Trees.html Shawn
    Posted to Digital Implementation (Forum) by fitz on Thu, May 1 2014
  • Re: command to find the maximum and minimum drivestrength of a particular std cell
    Selva: All of the commands in  "Useful single line dbGet scripts"  are useful, this should be required reading and on the pop quiz. Solution ID:    11598038 Back to your max tran violations. I still don't understand why optDesign didn't fix these automatically. Max output cap violations are relatively ...
    Posted to Digital Implementation (Forum) by fitz on Thu, Dec 5 2013
  • Re: uni-directional routing with EDI
    What's your objection to jogs / staircase routing ? If you can get your initial preCTS trial route relatively straight,  optDesign and routeDesign will naturally follow. The only time I have EVER needed to remove trialroute staircase is for wide bus routing during top level assembly. Imagine one main channel, nets  ...
    Posted to Digital Implementation (Forum) by fitz on Wed, Dec 4 2013
  • Re: command to find the maximum and minimum drivestrength of a particular std cell
    Selva: I am surprized optDesign did not automatically fix max tran for you. The following online document will help you a lot. Getting started with DB Tcl scripting in EDI System Useful single line dbGet scripts Solution ID:    11598038 30. To query the max_cap for a list of cells      set cellPtrList ...
    Posted to Digital Implementation (Forum) by fitz on Wed, Dec 4 2013
  • Re: Multi point CTS implementation
    Vamsi ... you have almost got it! I still suggest starting with the simplest  clock possible and see if clockDesign can meet your requirements. Start with one drop, If not, try two, then three, then four........ no sense in making your life more complicated than it already is.   The only reason we required multiple clock drops was to ...
    Posted to Digital Implementation (Forum) by fitz on Wed, Dec 4 2013
  • Re: Multi point CTS implementation
    Vamsi: You were not listening! "Next time I would restrict the multiple clock domains to follow the logical hierarchy and the placement floorplan fences." KISS, you have not figured out all of the complex ramifications yet. But if you insist, the script that our local Ottawa Cadence AE Stefano wrote for us follows....it's slick ...
    Posted to Digital Implementation (Forum) by fitz on Tue, Dec 3 2013
  • Re: Multi point CTS implementation
    Been there done that , but I would not do it the same way again. We used multiple  discrete  DLL drops points for a main clock in a physically large block. Basically we would run a regular placeDesign and then disconnect all of the clock leafs and reconnect them to the closest DLL with a tcl script. All fun and games until you get to ...
    Posted to Digital Implementation (Forum) by fitz on Mon, Dec 2 2013
Page 1 of 6 (56 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »