Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 1 (1 items)
  • FSM coverage
    I am usuing icc tool for code coverage .I ran simulations with -coverage all .i am using the irun command For some blocks tool is not showing FSM coverage even the verilog file is having the State machine. Please provide me the solution to track FSM .   Sravanthi   
    Posted to Functional Verification (Forum) by sravanthi on Thu, Jun 10 2010
Page 1 of 1 (1 items)