Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 2 (12 items) 1 | 2 | Next >
  • Re: Replacing ADE-L variables
    Ok, that got solved, just needed to find this function to proceed with the rest. (asiGetDesignVarList (asiGetCurrentSession)) Ofcourse further processing is required. As a beginner it is often hard to locate the functions..  
    Posted to Custom IC SKILL (Forum) by ASICnm on Mon, Aug 18 2014
  • Replacing ADE-L variables
    Hello all, I have several variables from transistor parameters in my design, and I want to hardcode them, before I start doing the layout. My script makes a copy of original schematics first, and then needs to replace the values assigned to variables in ADE-L window, to all those parameters. Could someone hint how to read the ADE variables and ...
    Posted to Custom IC SKILL (Forum) by ASICnm on Sun, Aug 17 2014
  • skill func for exporting csv
    Hi,  I want to export the csv data for my plotted waveforms from the viva XL waveform viewer using skill functions. I have tried ocnPrint and ofcourse it works fine, but want to do so using Skill (that runs behind Trace->Export ; which could also be used, but I prefer the script way.. ).    This post is motivated fromt the ...
    Posted to Custom IC SKILL (Forum) by ASICnm on Tue, Jul 8 2014
  • gds streamins in CDB and OA, interchangeably
    Hi all, We have designs in CDB as well as in OA (Cadence 6.15) and for some reason we could not use the conversion scripts between databases. Instead we wanted to stream out OA design as gds and read in (stream in back) in CDB for top level integration. However it has problems and it reports to specify the rod directory, so,  During gds ...
    Posted to Custom IC Design (Forum) by ASICnm on Wed, Oct 12 2011
  • Re: OA database: Design database revision (59) is not compatible with current revision (99).
     Thanks Andrew for the reply. I will shuttle to the new libraries available from ST.  Actually the problem arose when we converted the dense layout from CDB via cdb2oa, and found out the issues in the layout upon OA conversion (such as DRC, alignment errors etc.)  Anyhow, due to short time we will tapeout in CDB for this time it ...
    Posted to Custom IC Design (Forum) by ASICnm on Fri, Sep 16 2011
  • Re: OA database: Design database revision (59) is not compatible with current revision (99).
    It seems im using a new version of IC, but have libraries are old database format.. Regards,
    Posted to Custom IC Design (Forum) by ASICnm on Wed, Sep 14 2011
  • OA database: Design database revision (59) is not compatible with current revision (99).
    Hi all   I am doing the top level design with Cadence IC 6.1.5, using some ST CMOS 65nm design kits/libraries. Now the libraries im using contain both the CDS and CDSOA (openaccess) version for the pads. For the OA database i select the CDSOA libraries (containing layout.oa), but IC 6.1.5 fails to read them displaying this msg: ...
    Posted to Custom IC Design (Forum) by ASICnm on Wed, Sep 14 2011
  • CDB to OA library conversion: cdb2oail error
    Hi,   We are trying to port our design libraries from CDB to OA using the cdb2oa script. Our CDB libraries use the ST Microelectronics cmos065_522-2 technology library. The converted OA libraries also use the cmos065_522-2 library. When we execute cdb2oa we get the following error message in the log file ERROR   ...
    Posted to Custom IC Design (Forum) by ASICnm on Thu, Sep 8 2011
  • Re: AC vs. PZ analysis
    Thanks Andrew, I tried it MMSIM101 and yet the result is still the same. So I will now go forward with customer support. BTW, im interested to know the additions in various MMSIM versions.
    Posted to Custom IC Design (Forum) by ASICnm on Sun, Apr 24 2011
  • AC vs. PZ analysis
    I have a complex opamp model built using ideal sources (no transistors models). I am interested in frequency response, so tried both AC and PZ analysis, to check the dominant pole (-3 dB), resulting as: AC @ 59.24 MHz , and PZ @ 60.18 MHz. This is fairly close, then i compensate the model (miller compensation with nulling resistor) to stretch ...
    Posted to Custom IC Design (Forum) by ASICnm on Wed, Apr 20 2011
Page 1 of 2 (12 items) 1 | 2 | Next >