Home > Community > Search
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Community Search 

Page 1 of 26 (258 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »
  • Re: Weird error in ncvhdl
     You didn't say what your compilation command is, so I can only guess that you forgot the -v200x option. By default, ncvhdl expects VHDL87 code, so for the real_vector support you have to specifically enable compilation with support for the IEEE Std 1076-2008 standard which defines real_vector. More information can be found by runnning ...
    Posted to Functional Verification (Forum) by StephenH on Mon, Apr 14 2014
  • Re: how to enumerate the fields of all the registers in vr_ad_reg_file
    Hi. Thanks for clarifying your request. If you look at the register sequences that I previously pointed you to, you'll see how it's possible to do reset/read/write tests on the entire register model without having to write any specific code. Now, this is done register by register, not field by field. I can't see why you'd want to ...
    Posted to Functional Verification (Forum) by StephenH on Mon, Apr 14 2014
  • Re: NC: INTERNAL EXCEPTION
     Hi zxchit. For this problem you'll need to go to http://support.cadence.com/ and file a support request, attaching the ncelar.err file and giving some more detail on the events leading up to the crash. This is quite a generic crash message with no specific root cause, so we'll need to dig into it in more depth.  
    Posted to Functional Verification (Forum) by StephenH on Mon, Apr 7 2014
  • Re: CPF Simulations: Excluding PSL vunits
     Hi Steven. I'm not sure what you mean by "exclude PSL vunits from CPF simulations". Do you simply want to not simulate the PSL if you're running with CPF? Or do you want to keep the PSL active during power shut-off? Assertions can be turned off completely with the Tcl command "assertion -off -all". This may not ...
    Posted to Functional Verification (Forum) by StephenH on Mon, Apr 7 2014
  • Re: how to enumerate the fields of all the registers in vr_ad_reg_file
    You need first to declare all your registers using the reg_def macro. Have a look at the examples under `sn_which.sh vr_ad`/examples/ directory. The file vr_ad_reg_def_example.e would be a good starting point. You will see a number of lines like this: reg_def  VR_AD_TX_MODE  XCORE  8'h01 {    reg_fld ...
    Posted to Functional Verification (Forum) by StephenH on Fri, Apr 4 2014
  • Re: Latest version of IFV
     Hi puchalapalli IFV is a component of the INCISIVE package of tools. You can always find the latest INCISIVE versions at http://downloads.cadence.com/ . Note that you need to have a Cadence support login, which is available to all current Cadence customers.   The current latest version is 13.20.003.  
    Posted to Functional Verification (Forum) by StephenH on Tue, Mar 11 2014
  • Re: merging three worklibs into one
     Right... I would recommend that you do not use multiple work libraries then. Verilog isn't really set up for this the way VHDL is, so in general it's best to compile all your Verilog / SV code into a single work library. Try this command: irun -c -access +c -notimingchecks -timescale 1ns/10ps -f verilog_1.f -f verilog_2.f -f ...
    Posted to Functional Verification (Forum) by StephenH on Thu, Feb 20 2014
  • Re: merging three worklibs into one
    Without seeing what's in your *.f files it's not possible to give a precise answer. What I would say however is: try switching to the "irun" flow instead of calling ncverilog and ncelab separately. Secondly, you are using a very old release whihc is no longer supported. You may come across bugs that have been fixed in more recent ...
    Posted to Functional Verification (Forum) by StephenH on Wed, Feb 19 2014
  • Re: passing IRUN command-line arguments into vsif file?
    You can pass attribute valuesto your run script using the $ATTR(<name>) or $RUN_ENV(<envvarname>) in theVSIF. Look in the cdnshelp tool for more information about attributes, how to deine them and pass them around. Here's a small example from the SoC Verification Kit labs that ship with Incisive: group apb_ss_tests {   ...
    Posted to Functional Verification (Forum) by StephenH on Fri, Jan 17 2014
  • Re: How to disable vr_axi checks
     OK, sounds like you're sorted then. You confused me when you said "Just want to disable all vr_axi_agent_monitor checks". :-)
    Posted to Functional Verification (Forum) by StephenH on Tue, Jan 7 2014
Page 1 of 26 (258 items) 1 | 2 | 3 | 4 | 5 | Next > | Last »