Verilog simulation using verilog XL
i want to simulate a sample MUX21 realised on my
schematic. I think, before going on the verilog XL , i need to put a
load capacitor (classical cap) at the output to be able to see my
output signal Z.
Then, arrived on the verilog XL interface, when i lauch the simulation, i have this following ...