We recently assisted a similar customer in India. They use VHDL for all their designs (mostly FPGA, some ASICs) and TBs in VHDL. They traditionally don't use heavy verification in pre-silicon but are getting to it largely due to extended debug time on the FPGA. Here is what we arrived at:
1. Use PSL/VHDL-08 for ...