Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > Bloggers > Matthew Rardon
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Blogger

Matthew Rardon

Matthew Rardon has served in various capacities at Cadence since 2000 including pre-sales applications engineering and product engineering for such products as RTL Compiler, RTL Compiler Physical, First Encounter, SoC Encounter, Build Gates, Build Gates PKS and Silicon Ensemble.

View Member Profile »
Where Oh Where is "number_of_routing_layers"?
OK, I'll just do " set_attribute number_of_routing_layers 6 "... Error : The attribute is read-only. [TUI-26] [set_attribute] : attribute: 'number_of_routing_layers', object type: 'root' : Cannot set or reset read-only attributes   Read More »
Comments (0)
Apropos of Everything
Normal 0 false false false MicrosoftInternetExplorer4 /* Style Definitions */ table.MsoNormalTable {mso-style-name:"Table Normal"; mso-tstyle-rowband-size:0; mso-tstyle-colband-size:0; mso-style-noshow:yes; mso-style-parent:""; mso   Read More »
Comments (0)
Leveraging Silicon Virtual Prototyping Technology in Synthesis
How many times has this happened to you? The wireload model based timing engine in your synthesis tool indicates that you have finally closed the timing on your design. You can now hand the design off to the back end implementation engineer and focus   Read More »
Comments (0)
Why Should I Use a Floorplan for Physical Prediction and Synthesis?
It goes without saying that performing logical synthesis without timing or power constraints is of limited value at best. The netlist that is painstakingly crafted by a synthesis tool is very much tied to a particular set of constraints. Cell function   Read More »
Comments (0)
View older posts »