Home > Community > Blogs > Bloggers > George Frazier
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


George Frazier

George Frazier is a software architect at Cadence Design Systems where he works on ESL and SystemC tools. He is a past columnist for Windows Developer Magazine and Dr. Dobb's Journal and lives in Lawrence, Kansas with his wife and daughter.

View Member Profile »
Speeding up SystemC compilation with Incisive SystemC
If you’re a C++ and SystemC programmer you know that when you’ve spent all day tracking down a nasty bug, nothing can bum your trip more than having to wait around for a long recompile. Compile time is a bottleneck for SystemC development   Read More »
Comments (3)
Tracing TLM 2.0 Activity in an ESL Design – Part 3
Last time I discussed how to use –sctlmrecord to produce an SST2 database of TLM 2.0 transaction data ( http://www.systemc.org ). In this post, we’ll explore the data in the Simvision Waveform Viewer, the Transaction Explorer, and with TxE   Read More »
Comments (2)
Tracing TLM 2.0 Activity in an ESL Design – Part 2
In my last post I discussed two ad hoc approaches for tracing TLM 2.0 activity in a design: using output statements to write to a text file or the terminal and using SCV transaction recording to write to a database such as SST2. If your goal is to debug   Read More »
Comments (0)
Tracing TLM 2.0 Activity In An ESL Design – Part I
Many design teams that use SystemC are in various stages of evaluating TLM 2.0 – the Open SystemC Initiative’s transaction level library designed for modeling memory-mapped buses and on-chip communication networks. The new standard takes us   Read More »
Comments (0)
SystemC Save and Restore Part 2 - Advanced Usage
In my last post I discussed how to use save / restore in the Cadence Incisive Simulator to create checkpoints for designs that contain SystemC. The algorithm for SystemC save / restore is fundamentally different than the algorithm for HDL designs. Although   Read More »
Comments (1)
How to Save OS Boot Time In Your SystemC Virtual Platform With Save and Restore
One advantage of using a virtual platform or virtual prototype over real hardware for embedded software development and testing is the ability of some simulators to save snapshots of their state. If your processor model is detailed enough, it might take   Read More »
Comments (0)
View older posts »