Home > Community > Blogs > Bloggers > Craig Thompson
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


Craig Thompson

I am currently a Sr. Technical Leader (Field Application Engineer) in the North America Central Region primarily supporting the Virtuoso Layout Suite physical design tools and Cadence Space-based Router and Chip Optimizer. My specialty is in CIC advanced automation tool solutions including placement and routing.

View Member Profile »
Part 1 - Constraint-driven Physical Design Speeds Custom IC Design Convergence
In this introductory Part I of V of this blog I will discuss the advanced node design challenges impacting CIC design convergence and the solutions to achieve expedited physical implementation convergence. As designers move to 65nm technologies and below   Read More »
Comments (1)
IC Design vs. Manufacturing Objectives - Can Both Be Achieved Concurrently?
IC designers and foundries typically have different objectives. IC designers want to achieve the greatest performance while performing the least amount of guard-banding. Schedules and predictability are also paramount concerns for designers. IC Foundries   Read More »
Comments (0)
Connectivity and Constraint Driven Design: Will It Ever Become The Standard for Custom IC / Analog Design?
In the late 70's and early 80's system level PCB and Digital IC physical design evolved from manual Rubylith and Digitizing methods. If I haven't dated myself already with the terms Rubylith and Digitizing I know that I'll really be dating   Read More »
Comments (2)
View older posts »