Home > Community > Blogs > Bloggers > Amit Dua
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


Amit Dua

The Product Engineer of Cadence Incisive Enterprise Simulator, Amit is responsible for driving the integration of several key verification technologies, including simulator engine, testbench automation and methodology, in Incisive Enterprise Simulator.

View Member Profile »
Tech Tip: Viewing The Combined Help for IES-XL
IES-XL is comprised of IUS, Incisive Verification Kits with Methodology, Specman, and Enterprise Manager in Desktop Mode. One of very common query from Incisive Simulator users is the need to view the help of all the IES-XL components together, in a same   Read More »
Comments (0)
Tech Tip: Avoiding "Error! Integer Overflow" With Incisive Simulator
While simulating a VHDL design with Incisive Simulator, if an integer overflow is detected, the simulation stops with the following error message: Error! integer overflow File: ./test.vhd, line = 13, pos = 11 Scope: :$PROCESS_000 Time: 10 FS + 0 ./test   Read More »
Comments (0)
Video Demo: “irun” – The Way to run Simulations!
The irun utility provides a use-model to run simulations with Incisive Simulator in a simple and consistent manner. The main benefit of irun is that it can simulate the multi-language design & verification environments in a single step by simply specifying   Read More »
Comments (5)
View older posts »