Home > Community > Blogs > Bloggers > John Wilkosz
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


John Wilkosz

John is currently a Core Comp Sr. Technical Leader and has been working for Cadence since 1997 in the Custom IC physical design space. Before Cadence he worked as a circuit and layout design engineer for Atmel. He earned his BSEE from the Rochester Institute of Technology (RIT) and his MSE from the University of Texas at Austin (UT).

View Member Profile »
Automated Digital Block Implementation Using Virtuoso
Have you ever found yourself laying out a digital block in Virtuoso where you have so many standard cells to place and route that you wish you could use an automated tool to place and route those cells? Maybe you even at one point considered using a Big   Read More »
Comments (5)
View older posts »