What's Good About Allegro GRE 2 Point Flow? It’s in the 16.5 Release!
By
Gerald "Jerry" Grzenia
on
May 15, 2012
The 16.5 Allegro Global Route Environment (GRE) has been enhanced by what we call a 2 Point Flow . These flows provide the benefit of both a guided flow and the simplicity of a default flow. The 2 Point Flow: Provides the benefits of a default flow -
Read More »
Comments
(0)
|
 |
What's Good About Allegro PCB Router HDI Capabilities? 16.5 Has a Few New Enhancements!
By
Gerald "Jerry" Grzenia
on
May 8, 2012
More high-density interconnect (HDI) improvements including the tuning of the auto-router (Allegro PCB Router - SPECCTRA) to use the via patterns, alignment of via list priority with Allegro PCB Editor, and creation and removal of anti-acid bars are available
Read More »
Comments
(2)
|
|
|
What's Good About Allegro Via Patterns During Group Routing? See for Yourself in 16.5!
By
Gerald "Jerry" Grzenia
on
April 30, 2012
New to the 16.5 release of Allegro PCB Editor is the ability to establish via patterns during group routing. Group Routing Review The Allegro PCB Editor supports interactive group routing. Interactive group routing is the routing of more than one net
Read More »
Comments
(0)
|
|
|
What's Good About OrCAD Capture’s Find Result Report? Look to SPB16.5 and See!
By
Gerald "Jerry" Grzenia
on
April 23, 2012
The OrCAD Capture 16.5 release now has a method to generate a report (in CSV or HTML format) for the results from the Find command. Read on for more details… After you execute the Find command on a design, you can generate a report (in CSV or HTML
Read More »
Comments
(1)
|
|
|
What's Good About ADW’s Generic Models? Check out the 16.5 Release and See!
By
Gerald "Jerry" Grzenia
on
April 19, 2012
The 16.5 release of Allegro Design Workbench ( ADW ) provides support for generic models. As you’ve seen in prior releases, ADW supports the typical Cadence SPB front-to-back models – symbols, footprints, etc. Now, we offer generic model support
Read More »
Comments
(0)
|
|
|
What's Good About Selection Filters in DEHDL? The Secret's in the 16.5 Release!
By
Gerald "Jerry" Grzenia
on
April 4, 2012
In the 16.5 release of Design Entry HDL (DEHDL) -- Cadence Online Support access -- the Selection Filter helps the user select one or more type of objects in the schematic. This makes it easier to perform operations like aligning objects, distributing
Read More »
Comments
(0)
|
|
|
What's Good About PCB SI Signal Integrity Bus Analysis? Allegro 16.5 Has a Few New Enhancements!
By
Gerald "Jerry" Grzenia
on
March 27, 2012
Address Bus Topology Support Part of the setup for Bus Analysis in Allegro PCB SI (for Cadence Online Support access click here ) is to indicate the strobe or clock net that is to be associated with each bit of the bus being simulated. This process is
Read More »
Comments
(0)
|
|
|
What's Good About APD’s Symbol Editor App Mode? You’ll Need the 16.5 Release to See!
By
Gerald "Jerry" Grzenia
on
March 20, 2012
In an IC package design, it is common for the designer to customize the BGA component, or even the die components (if they are still subject to changes by the IC owner) in order to optimize the package substrate for cost and efficiency. In order to do
Read More »
Comments
(0)
|
|
|
What's Good About Allegro GRE Embedded Component Support? It’s in the 16.5 Release!
By
Gerald "Jerry" Grzenia
on
March 13, 2012
Just a quick post today … The Allegro Global Route Environment ( GRE ) has been enhanced in the 16.5 release to support embedded components. To expand Allegro's usability in the High Density Interconnect (HDI) environment, GRE has been enhanced
Read More »
Comments
(0)
|
|
|
What's Good About Allegro PCB Router Staggered Via Rules? See for yourself in 16.5!
By
Gerald "Jerry" Grzenia
on
March 6, 2012
Just a quick blog today on a new 16.5 Allegro PCB Router enhancement for Staggered Via Rules. The stagger gap value is defined by rules at the following levels: PCB Layer Class Net Region Option Descriptions: on - turns the rule on. off - turns the rule
Read More »
Comments
(0)
|
|
View older posts
»
|