Home > Community > Blogs > Bloggers > Edward Malloy
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


Edward Malloy

15+ years in ASIC and IC design industry

View Member Profile »
EDA360: Enlightenment for Silicon Test
At a macro level EDA360 is about driving the semiconductor industry toward sustainable differentiation. It represents a Cadence mission to help its customers' customers achieve industry leadership and profitability through enabling technologies, methodologies   Read More »
Comments (0)
Enabling Profitable Silicon Production: A Learning ‘Neural’ Network for Yield Ramp
It can not be overstated that the continued health of the chip industry hinges on profitable nanometer production, which depends on yield ramp and yield gap closure. The widening yield gap -- the difference between actual and predicted yield -- and its   Read More »
Comments (4)
Logic Design and Test Design: Do they need each other?
Cadence has moved from traditional methods and product offerings for silicon test in favor of a new direction, which answers the title question. In 2008, Cadence recognized that while the Encounter Test product had outstanding quality of results, ease   Read More »
Comments (0)
Power Management for Test: A Means of Addressing False Failures
Engineering teams are tracing test failures back to IR/voltage drop during test mode. These false failures are impacting yield, profitability. We consider this to be a power management issue for test mode and should be approached as early as front-end   Read More »
Comments (0)
Test (and Diagnostics) ... it is now a "Value Add" Operation (how are we measuring up?)
A quote from Defect and Fault Tolerance (DFT) 2008 Symposium Key Note Speaker – Phil Nigh, IBM, PhD Carnegie Mellon University: “The role of IC testing is changing – from being viewed as mainly a non-value (cost) operation – to   Read More »
Comments (1)
Quality of test patterns ...which metric is most effective for detecting defective chips?
With lower process geometries and exponential growth in test complexities, associated costs (risks), and aggressive DPPM goals (test escapes): 1) Are today's fault models sufficient to enable defect detection? What are the most common reasons for   Read More »
Comments (1)
View older posts »