Home > Community > Forums > Custom IC Design > Import Files for Encounter ( Preparing for Encounter)

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Import Files for Encounter ( Preparing for Encounter)  

Last post Fri, Jun 20 2014 1:04 PM by Mr Aseem. 0 replies.
Started by Mr Aseem 20 Jun 2014 01:04 PM. Topic has 0 replies and 688 views
Page 1 of 1 (1 items)
Sort Posts:
  • Fri, Jun 20 2014 1:04 PM

    • Mr Aseem
    • Not Ranked
    • Joined on Fri, Jun 20 2014
    • Posts 1
    • Points 5
    Import Files for Encounter ( Preparing for Encounter) Reply

     

    Hello

     

    I am using Cadence Virtuoso 6.1.2.

    Can you please guide me how to create .v files from a schematic ( lets say of an inverter)?

    Also, I wish to create .lef file of my standard cell layout design through Abgen.But I get error ABS 218 amd ABS - 262. I have fixed those errors, still it is a problem. Do you know any other way to get - 

     

    1.  .v files ( gate-level netlist - design files) 

    2   .lef files   ( layout info )

    3.  .lib files ( timing info )

    I need these files to start working on encounter. 
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Mr Aseem at 20 Jun 2014 01:04 PM. Topic has 0 replies.